Memory system
AssigneeKioxia Corporation
InventorHiroki YOSHIMOTO
Life of this patent
Estimating the term…
Abstract
A memory system is connectable to an information processing device, and includes a non-volatile memory; a volatile memory; and a memory controller operatively coupled to the non-volatile memory and the volatile memory. The memory controller is configured to: manage a plurality of logical-to-physical address conversion tables for associating logical addresses with physical addresses; manage a log including a plurality of logical addresses; and when a first read request for designating a first logical address is received from the information processing device, determine whether a second logical address including the same logical address as the first logical address is included in the log.
Claims20
A memory system connectable to an information processing device, the memory system comprising:
- a non-volatile memory;
- a volatile memory;
- and
- a memory controller configured to control the non-volatile memory and the volatile memory,
- wherein the memory controller is configured to:
- manage a plurality of logical-to-physical address conversion tables for associating logical addresses with physical addresses;
- manage a log including a plurality of logical addresses;
- and
- when a first read request for designating a first logical address is received from the information processing device, determine whether a second logical address including the same logical address as the first logical address is provided in the log.
A memory system connectable to an information processing device, the memory system comprising:
- a non-volatile memory;
- a volatile memory;
- and
- a memory controller operatively coupled to the non-volatile memory and the volatile memory,
- wherein the memory controller is configured to:
- manage a plurality of logical-to-physical address conversion tables for associating logical addresses with physical addresses, the plurality of logical-to-physical address conversion tables including a first logical-to-physical address conversion table;
- and
- when a first read request for designating a first logical address is received from the information processing device, determine whether the first logical-to-physical address conversion table including the first logical address is included in the volatile memory.
Dependencies are inferred from the claim text.