Lithography process monitoring method
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChih-Jie Lee, Shih-Chun Huang, Shih-Ming Chang, Ken-Hsien Hsieh, Yun-Sung Yen, Ru-Gun Liu
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChih-Jie Lee, Shih-Chun Huang, Shih-Ming Chang, Ken-Hsien Hsieh, Yun-Sung Yen, Ru-Gun Liu
Estimating the term…
A method of performing a lithography process includes providing a test pattern. The test pattern includes a first set of lines arranged at a first pitch, a second set of lines arranged at the first pitch, and further includes at least one reference line between the first set of lines and the second set of lines. The test pattern is exposed with a radiation source providing an asymmetric, monopole illumination profile to form a test pattern structure on a substrate. The test pattern structure is then measured and a measured distance correlated to an offset of a lithography parameter. A lithography process is adjusted based on the offset of the lithography parameter.
A method of performing a lithography process for a semiconductor device, the method comprising:
A method of performing a lithography process for a semiconductor device, the method comprising:
A method, comprising:
Dependencies are inferred from the claim text.