Systems and methods for low power circuits
AssigneeNational University of Singapore
InventorsJoydeep Basu, Luigi Fassio, Karim Ali Ahmed, Massimo Alioto
Life of this patent
Estimating the term…
Loading patent…
AssigneeNational University of Singapore
InventorsJoydeep Basu, Luigi Fassio, Karim Ali Ahmed, Massimo Alioto
Estimating the term…
In a described embodiment, a super-cutoff current mirror circuit is provided. The super-cutoff current mirror circuit comprising: a first transistor stack, a second transistor stack, and a third transistor stack, wherein each transistor stack comprises one NMOSFET and one PMOSFET, and wherein each transistor stack is configured for super-cutoff transistor operation with a negative NMOSFET gate-source voltage or a PMOSFET source-gate voltage, wherein the circuit is configured such that the first transistor stack conducts input current via a negative feedback loop enabled by the second transistor stack, and the third transistor stack replicates the input current as an output current.
A super-cutoff current mirror circuit, comprising:
A bias current generator or current reference circuit, comprising:
A super-cutoff pseudo resistor circuit, comprising:
20-25. (canceled)
Dependencies are inferred from the claim text.