Image formation apparatus and control method
AssigneeEtria Co., Ltd.
InventorKaname Iga
Life of this patent
Estimating the term…
Abstract
An image formation apparatus having a thermal head including a heat-generating body and a driver IC (integrated circuit) provided with at least one logic circuit that controls operations of the heat-generating body, and a controller that performs a determination regarding whether or not a digital operation voltage Vdd, capable of driving the at least one logic circuit, is being applied to the at least one logic circuit.
Claims20
An image formation apparatus comprising:
- a thermal head provided with a heat-generating body and a driver IC (integrated circuit) comprising at least one logic circuit that controls operations of the heat-generating body;
- and
- a controller configured to perform a determination regarding whether or not a digital operation voltage Vdd, capable of driving the at least one logic circuit, is being applied to the at least one logic circuit.
An image formation apparatus comprising:
- a thermal head provided with a heat-generating body and a driver IC (integrated circuit) comprising at least one logic circuit that controls operations of the heat-generating body;
- at least one or more memory configured to store a command;
- and
- at least one processor configured to execute the command, wherein
- the at least one processor is configured to perform a determination regarding whether or not a digital operation voltage Vdd, capable of driving the at least one logic circuit, is being applied to the at least one logic circuit.
A control method for an image formation apparatus, which includes a controller and a thermal head provided with a heat-generating body and a driver IC (integrated circuit) comprising at least one logic circuit that controls operations of the heat-generating body, wherein the control method comprises:
- performing a determination regarding whether or not a digital operation voltage Vdd, capable of driving the at least one logic circuit, is being applied to the at least one logic circuit.
Dependencies are inferred from the claim text.