Memory device
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsCHIEN-AN LAI, CHUNG-CHENG CHOU, YU-DER CHIH
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsCHIEN-AN LAI, CHUNG-CHENG CHOU, YU-DER CHIH
Estimating the term…
A memory device is provided, the memory device includes multiple cells arranged in a matrix of multiple rows and multiple columns. The memory device further includes multiple bit lines each of which is connected to first cells of the multiple cells arranged in a row of the multiple rows. A voltage control circuit is connectable to a selected bit line of the multiple bit lines and includes a voltage detection circuit that detects an instantaneous supply voltage and a voltage source selection circuit connected to the voltage detection circuit. The voltage source selection circuit selects a voltage source from multiple voltage sources based on the detected instantaneous supply voltage. The voltage source selection circuit includes a switch that connects the selected voltage source to the selected bit line to provide a write voltage.
A method of providing a write voltage to a memory device, the method comprising:
A temperature compensation circuit comprising:
A voltage control circuit comprising:
Dependencies are inferred from the claim text.