Method for Computing a Circuit Simulation with Respect to a Driver
AssigneeMicrochip Technology Incorporated
InventorsJonathan W. Greene, Gabriel Barajas, Fei Li, Hassan Hassan, James Sumit Tandon
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicrochip Technology Incorporated
InventorsJonathan W. Greene, Gabriel Barajas, Fei Li, Hassan Hassan, James Sumit Tandon
Estimating the term…
A method includes inserting a recorded pair of slope related delays associated with a driver into one selected set of data points; fitting a respective delay related to a layout of a wiring tree and parameters related to a set of switches that adds capacitive loading to the set of stages, wherein a maximum of an absolute value of one or more computed prediction errors is minimized. Corresponding values are computed for the delay related to the layout of the wiring tree and the parameters related to the set of switches that adds capacitive loading to the set of stages. The computed corresponding values for the delay related to a layout of the wiring tree and the parameters related to the set of switches that adds capacitive loading to the set of stages are recorded. A pair of slope related delays associated with the driver are recorded.
A method for computing a first circuit simulation with respect to a driver comprising:
A method for computing a second circuit simulation for one or more guard bands in a PLD comprising:
Dependencies are inferred from the claim text.