Device Disaggregation For Improved Performance
AssigneeAdeia Semiconductor Inc.
InventorsJavier A. DeLaCruz, Don Draper, Jung Ko, Steven L. Teig
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdeia Semiconductor Inc.
InventorsJavier A. DeLaCruz, Don Draper, Jung Ko, Steven L. Teig
Estimating the term…
The present disclosure provides chip architectures for FPGAs and other routing implementations that provide for increased memory with high bandwidth, in a reduced size, accessible with reduced latency. Such architectures include a first layer in advanced node and a second layer in legacy node. Methods are disclosed herein for manufacturing microelectronic devices. A method includes providing dies, providing a substrate comprising one or more routing layers, and direct hybrid bonding the dies to the substrate. The dies are fabricated in a first process node. At least a portion of the substrate is fabricated in a second process node, the first process node being a more advanced node than the second process node. At least some of the one or more routing layers communicatively couple one die of the dies to another die of the dies through interconnections formed by the direct hybrid bonding.
1-20. (canceled)
A method of manufacturing a microelectronic device, the method comprising:
A method of manufacturing a microelectronic device, the method comprising:
A method of manufacturing a microelectronic device, the method comprising:
Dependencies are inferred from the claim text.