Back to results
US 2026/0246457 A1Published application
Clock modulation schemes in integrated circuits
AssigneeXilinx, Inc.
InventorsArun IYER, Chirag RAVISHANKAR, Dinesh D. GAITONDE
Life of this patent
Estimating the term…
Abstract
An integrated circuit (IC) includes a clock modulation circuitry including a delay hierarchy circuitry coupled to the register, the delay hierarchy circuitry configured to receive a clock (CLK) signal, provide a delayed master clock (CLKM) signal to a master latch of the register, and provide a delayed slave clock (CLKS) signal to a slave latch of the register.
Claims20
An integrated circuit (IC) comprising:
- a register;
- a clock modulation circuitry including a delay hierarchy circuitry coupled to the register, the delay hierarchy circuitry configured to:
- receive a clock (CLK) signal;
- provide a delayed master clock (CLKM) signal to a master latch of the register;
- and
- provide a delayed slave clock (CLKS) signal to a slave latch of the register.
3 more elements
A delay hierarchy circuitry comprising:
- a first delay circuit having an input coupled to a clock (CLK) signal;
- a first selection circuitry having a first input coupled to the CLK signal, a second input coupled to an output of the first delay circuit, and an output coupled to a slave latch of a register;
- a second delay circuit having an input coupled to the output of the first selection circuitry;
- and
- a second selection circuitry having a first input coupled to the output of the first selection circuitry, a second input coupled to an output of the second delay circuit, and an output coupled to a master latch of the register.
2 more elements
A method for modulating a clock (CLK) signal of an integrated circuit (IC) comprising:
- receiving, by a delay hierarchy circuitry of a clock modulation circuitry, the CLK signal;
- providing, by the delay hierarchy circuitry, a delayed master clock (CLKM) signal to a master latch of a register of the IC;
- and
- providing, by the delay hierarchy circuitry, a delayed slave clock (CLKS) signal to a slave latch of the register.
1 more element
Dependencies are inferred from the claim text.