Network Processor and Related Instruction Scheduling Method
AssigneeHuawei Technologies Co., Ltd.
InventorsJin Wang, Yi Li
Life of this patent
Estimating the term…
Loading patent…
AssigneeHuawei Technologies Co., Ltd.
InventorsJin Wang, Yi Li
Estimating the term…
A network processor includes a scheduler, a plurality of scheduling control modules, and a plurality of cache queues. The plurality of scheduling control modules are configured to separately obtain a first quantity of instructions from one of a plurality of non-empty cache queues, generate a scheduling request, to obtain a plurality of scheduling requests, and send the plurality of scheduling requests to the scheduler. The scheduler is configured to respond to the plurality of scheduling requests and send at least one scheduling response signal to at least one scheduling control module. The at least one scheduling control module is further configured to respond to the at least one scheduling response signal, and generate a to-be-executed instruction word based on the first quantity of instructions in a target cache queue and a target scheduling mode.
A network processor;
An instruction scheduling method comprising:
A chip comprising:
Dependencies are inferred from the claim text.