Back to results
US 2026/0239676 A1Published application
Superjunction-JFET, Method for Producing a Superjunction-JFET and Electronic Circuit
OwnerHans Weber, Matteo-Alessandro Kutschak +2inventors
InventorsHans Weber, Matteo-Alessandro Kutschak, Andreas Riegler, Daniel Tutuc
Life of this patent
Estimating the term…
Abstract
A superjunction JFET, a method for producing a superjunction JFET, and an electronic circuit including a superjunction JFET are disclosed. The superjunction JFET has a threshold voltage and a depletion voltage. According to one example, the depletion volt-age is lower than 4 times of the magnitude of the threshold voltage. According to an-other example, the depletion voltage is less than 40 V or less than 30 V.
Claims23
1-22. (canceled)
A superjunction JFET (junction field-effect transistor), comprising:
- a threshold voltage;
- and
- a depletion voltage,
- wherein a magnitude of the depletion voltage is lower than 4 times a magnitude of the threshold voltage.
1 more element
A method, comprising:
- forming a plurality of implantation trenches in a semiconductor body such that the implantation trenches are spaced apart from each other in a first lateral direction of the semiconductor body and separated from each other by semiconductor mesa regions;
- forming a first region of a first doping type in each of the semiconductor mesa regions using a first implantation process;
- forming a second region of a second doping type complementary to the first doping type using a second implantation process;
- filling the implantation trenches with a monocrystalline semiconductor material in an epitaxial growth process;
- forming a plurality of gate trenches in the semiconductor body;
- forming a plurality of further regions of the second doping type along sidewalls and bottoms of the gate trenches, such that each second region adjoins at least one further region;
- and
- forming a gate electrode in each of the gate trenches.
5 more elements
Dependencies are inferred from the claim text.