Concatetation of channel codes in finite block length regimes
AssigneeLenovo (United States) Inc.
InventorsAbir BEN HADJ FREDJ, Razvan-Andrei STOICA
Life of this patent
Estimating the term…
Abstract
Various aspects of the present disclosure relate to the concatenation of channel codes in finite block length regimes. For example, an encoder may concatenate different quasi-cyclic LDPC codes, or QC-LDPC codes, where an inner code has a fixed high-rate code and an outer code is rate adaptable and/or flexible. A convolutional or block interleaver may be implemented between the concatenated codes, which may add a higher minimum distance and fewer low weight codewords. Thus, concatenated QC-LDPC codes may be useful for finite block lengths, where the codes are uniformly applied across both data channels and control channels of a network (e.g., a 6G network).
Claims20
A network entity for wireless communication, comprising:
- at least one memory;
- and
- at least one processor coupled with the at least one memory and configured to cause the network entity to:
- receive a data block;
- and
- generate a concatenated quasi-cyclic low-density parity-check (QC-LDPC) code for the data block, by:
- performing a first QC-LDPC encoding of the data block at a first code rate to generate an encoded data block;
- interleaving QC-LDPC codeword elements of the encoded data block to generate an interleaved encoded data block;
- and
- performing a second QC-LDPC encoding of the interleaved encoded data block at a second code rate.
A user equipment (UE) for wireless communication, comprising:
- at least one memory;
- and
- at least one processor coupled with the at least one memory and configured to cause the UE to:
- receive a concatenated quasi-cyclic low-density parity-check (QC-LDPC) code;
- decode an outer code of the concatenated QC-LDPC code via a first iterative decoder to generate decoded bits;
- de-interleave decoded QC-LDPC bit elements of the outer code to generate de-interleaved decoded bits;
- and
- decode an inner code of the de-interleaved decoded bits via a second iterative decoder.
A method performed by a network entity, the method comprising:
- receiving a data block;
- and
- generating a concatenated quasi-cyclic low-density parity-check (QC-LDPC) code for the data block, by:
- performing a first QC-LDPC encoding of the data block at a first code rate to generate an encoded data block;
- interleaving QC-LDPC codeword elements of the encoded data block to generate an interleaved encoded data block;
- and
- performing a second QC-LDPC encoding of the interleaved encoded data block at a second code rate.
A processor for wireless communication, comprising:
- at least one controller coupled with at least one memory and configured to cause the processor to:
- receive a concatenated quasi-cyclic low-density parity-check (QC-LDPC) code;
- decode an outer code of the concatenated QC-LDPC code via a first iterative decoder to generate decoded bits;
- de-interleave decoded QC-LDPC bit elements of the outer code to generate de-interleaved decoded bits;
- and
- decode an inner code of the de-interleaved decoded bits via a second iterative decoder.
Dependencies are inferred from the claim text.