Managing workloads in an integrated circuit for voltage regulator module phase reduction
AssigneeInternational Business Machines Corporation
InventorsJustin E. Henspeter, Eric Jason Fluhr, Gregory Scott Still, Eric Marz
Life of this patent
Estimating the term…
Abstract
Managing workloads in an integrated circuit (IC) for voltage regulator module (VRM) phase reduction includes detecting, by a first core set of the IC, a number of operable phases of a VRM providing power to the first core set. The number of phases is compared with a threshold number of operable phases defined in the IC. In response to determining that the number of operable phases is less than the threshold number of operable phases, one or more operations performed by the first core set are offloaded to one or more second core sets of the integrated circuit.
Claims20
A method, comprising:
- detecting, by a first core set of an integrated circuit, a number of operable phases of a voltage regulator module (VRM) providing power to the first core set;
- comparing the number of operable phases with a threshold number of operable phases defined in the integrated circuit;
- and
- in response to determining that the number of operable phases is less than the threshold number of operable phases, offloading one or more operations performed by the first core set to one or more second core sets of the integrated circuit.
An integrated circuit, comprising:
- a first core set including one or more first cores, wherein the first core set is capable of detecting a number of operable phases of a voltage regulator module (VRM) providing power to the first core set;
- one or more second core sets coupled to the first core set, wherein each of the one or more second core sets includes one or more second cores;
- wherein the first core set is further capable of:
- comparing the number of operable phases with a threshold number of operable phases;
- and
- in response to determining that the number of operable phases is less than the threshold number of operable phases, offloading one or more operations performed by the first core set to the one or more second core sets.
A computer program product comprising:
- one or more computer readable storage media;
- and
- program instructions stored on the one or more computer readable storage media to perform operations comprising:
- detecting, by a first core set of an integrated circuit, a number of operable phases of a voltage regulator module (VRM) providing power to the first core set;
- comparing the number of operable phases with a threshold number of operable phases defined in the integrated circuit;
- and
- in response to determining that the number of operable phases is less than the threshold number of operable phases, offloading one or more operations performed by the first core set to one or more second core sets of the integrated circuit.
Dependencies are inferred from the claim text.