US 2026/0227665 A1Published application

Liquid crystal display device

AssigneeSharp Display Technology Corporation

InventorsKuniaki OKADA, Atsushi HACHIYA

Life of this patent

Estimating the term…

Loading patent…

Abstract

A liquid crystal display device includes an active matrix substrate, a counter substrate, and a liquid crystal layer. The active matrix substrate includes a substrate, a plurality of source bus lines, a plurality of gate bus lines, and a plurality of pixels. Each of the plurality of pixels includes a semiconductor layer located between the substrate and the one gate bus line, a first insulator located at least between the semiconductor layer and the one gate bus line, a second insulator located at least on the one gate bus line, a first contact hole extending at least through the second insulator, a first pixel electrode connected to the semiconductor layer, a color filter layer, a second contact hole extending through the color filter layer, and a second pixel electrode connected to the first pixel electrode.

Claims12

Dependent claims

A liquid crystal display device comprising:

an active matrix substrate;
a counter substrate disposed opposite the active matrix substrate;
and
a liquid crystal layer located between the active matrix substrate and the counter substrate,
wherein the active matrix substrate includes,
a substrate including a display region,
a plurality of source bus lines extending in a first direction in the display region,
a plurality of gate bus lines extending in a second direction intersecting the first direction in the display region, and
a plurality of pixels located on the display region of the substrate, each of the plurality of pixels being connected to one of the plurality of source bus lines and one of the plurality of gate bus lines,
each of the plurality of pixels includes,
a semiconductor layer located between the substrate and the one gate bus line and partially overlapping with the one gate bus line in a plan view,
a first insulator located at least between the semiconductor layer and the one gate bus line,
a second insulator located at least on the one gate bus line,
a first contact hole extending at least through the second insulator to expose a portion of the semiconductor layer,
a first pixel electrode located at least on a portion of the second insulator and in a portion of the first contact hole and connected to the semiconductor layer, the first pixel electrode partially overlapping with the one gate bus line in a plan view,
a color filter layer disposed in the pixel to cover the first pixel electrode,
a second contact hole extending through the color filter layer to expose the first pixel electrode at a position above the one gate bus line, and
a second pixel electrode located above the color filter layer and at least in a portion of the second contact hole, and connected to the first pixel electrode,
the second contact hole has a groove shape extending in parallel to the second direction and being continuous with the second contact hole of a neighboring pixel,
the second contact hole includes a first sidewall portion and a second sidewall portion each extending in parallel to the second direction, and further includes a bottom portion located between the first sidewall portion and the second sidewall portion, a first boundary between the bottom portion and the first sidewall portion, and a second boundary between the bottom portion and the second sidewall portion, and
the first boundary is closer to the first contact hole than the second boundary, and at least one of the first boundary or the second boundary is located above the one gate bus line in a plan view.

18 more elements

A liquid crystal display device comprising:

an active matrix substrate;
a counter substrate disposed opposite the active matrix substrate;
and
a liquid crystal layer located between the active matrix substrate and the counter substrate,
wherein the active matrix substrate includes,
a substrate including a display region,
a plurality of source bus lines extending in a first direction in the display region,
a plurality of gate bus lines extending in a second direction intersecting the first direction in the display region, and
a plurality of pixels located on the display region of the substrate, each of the plurality of pixels being connected to one of the plurality of source bus lines and one of the plurality of gate bus lines,
each of the plurality of pixels includes,
a semiconductor layer located between the substrate and the one gate bus line and partially overlapping with the one gate bus line in a plan view,
a first insulator located at least between the semiconductor layer and the one gate bus line,
a second insulator located at least on the one gate bus line,
a first contact hole extending at least through the second insulator to expose a portion of the semiconductor layer,
a first pixel electrode located at least on a portion of the second insulator and in a portion of the first contact hole and connected to the semiconductor layer, the first pixel electrode partially overlapping with the one gate bus line in a plan view,
a color filter layer disposed in the pixel to cover the first pixel electrode,
a first flattening layer disposed on the color filter,
a second contact hole extending through the first flattening layer and the color filter layer to expose the first pixel electrode at a position above the one gate bus line, and
a second pixel electrode located above the color filter layer and at least in a portion of the second contact hole, and connected to the first pixel electrode,
the second contact hole has a groove shape extending in parallel to the second direction and being continuous with the second contact hole of a neighboring pixel,
the second contact hole includes a first sidewall portion and a second sidewall portion each extending in parallel to the second direction, and further includes a bottom portion located between the first sidewall portion and the second sidewall portion, a first boundary between the bottom portion and the first sidewall portion, and a second boundary between the bottom portion and the second sidewall portion,
the first boundary is closer to the first contact hole than the second boundary,
at least one of the first boundary or the second boundary is located above the one gate bus line in a plan view,
the first flattening layer includes a main portion located on an upper surface of the color filter layer, and an extension portion covering at least a portion of a side portion of the color filter layer, in the sidewall portion where the one of the first boundary and the second boundary is located, and
the second pixel electrode is in contact with the first pixel electrode and the extension portion in the second contact hole.

22 more elements

Dependencies are inferred from the claim text.