Sic mosfet with improved high current on-resistance performance
AssigneeRenesas Electronics Corporation
InventorsMeng Chia LEE, Kijeong HAN, Dilip Madhav RISBUD
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Electronics Corporation
InventorsMeng Chia LEE, Kijeong HAN, Dilip Madhav RISBUD
Estimating the term…
A method of forming a semiconductor structure includes forming a silicon carbide semiconductor substrate of a first conductivity type. A drift layer of the first conductivity type is formed above an upper surface of the semiconductor substrate. A junction field-effect transistor (JFET) region of the first conductivity type is formed above the drift layer with base regions of a second conductivity type positioned on opposite sides of a top portion of the JFET region. Each base region contacts a bottom portion of the JFET region. A hard mask is formed above the top portion of the JFET region located between the base regions. First doped regions of the first conductivity type are formed within the JFET region, at an interface between the base regions and the JFET region, extending into the JFET region such that the first doped regions reduce a width of the top portion of the JFET region.
A method of forming a semiconductor structure, comprising:
A method of forming a semiconductor structure, comprising:
A semiconductor structure comprising:
Dependencies are inferred from the claim text.