Back to results
US 2026/0221195 A1Published application
Multi-wordline programming with data loss prevention
AssigneeMicron Technology, Inc.
InventorsLuis Iam, Devin Batutis, Jianmin Huang
Life of this patent
Estimating the term…
Abstract
Various example embodiments provide for multi-wordline programming of a memory device with data loss prevention, which can be used by a memory sub-system. In particular, various example embodiments use a certain sequence of memory device commands to avoid multi-wordline data loss during cache programming of a memory device.
Claims20
A system comprising:
- a memory device comprising:
- a set of memory die planes, each memory die plane comprising a plurality of consecutive wordlines of memory cells;
- and
- a set of latches for the set of memory die planes;
- and
- a processing device, operatively coupled to the memory device, configured to perform operations comprising:
- receiving a request from a host system to write target data;
- and
- in response to the request, causing at least first data and second data of the target data to be programmed on the memory device, the programming of the first data and the second data on the memory device comprising:
- causing the first data to be transferred from a buffer associated with the processing device to the set of latches for a first wordline of the plurality of consecutive wordlines on the set of memory die planes;
- after the first data has been transferred to the set of latches, causing programming of the first data from the set of latches to the first wordline to start;
- while the first data is being programmed to the first wordline, causing the second data to be transferred from the buffer to the set of latches for a second wordline of the plurality of consecutive wordlines on the set of memory die planes, the second wordline consecutively following the first wordline;
- after the second data has been transferred to the set of latches, checking a status of the programming of the first data to the first wordline;
- and
- in response to determining that the status indicates the programming of the first data to the first wordline is successful, causing programming of the second data from the set of latches to the second wordline to start.
12 more elements
A method comprising:
- receiving a request from a host system to write target data;
- and
- in response to the request, causing at least first data and second data of the target data to be programmed on a memory device of a memory sub-system, the memory device comprising a set of memory die planes and a set of latches for the set of memory die planes, each memory die plane comprising a plurality of consecutive wordlines of cells, the programming of the first data and the second data on the memory device comprising:
- causing, by a processing device of the memory sub-system, the first data to be transferred from a buffer associated with the processing device to the set of latches for a first wordline of the plurality of consecutive wordlines on the set of memory die planes;
- after the first data has been transferred to the set of latches, causing, by the processing device, programming of the first data from the set of latches to the first wordline to start;
- while the first data is being programmed to the first wordline, causing, by the processing device, the second data to be transferred from the buffer to the set of latches for a second wordline of the plurality of consecutive wordlines on the set of memory die planes, the second wordline consecutively following the first wordline;
- after the second data has been transferred to the set of latches, periodically checking, by the processing device, a status of the programming of the first data to the first wordline;
- and
- in response to determining that the status indicates the programming of the first data to the first wordline is successful, causing, by the processing device, programming of the second data from the set of latches to the second wordline to start.
6 more elements
At least one non-transitory machine-readable storage medium comprising instructions that, when executed by a processing device of a memory sub-system, cause the processing device to perform operations comprising:
- receiving a request from a host system to write target data;
- and
- in response to the request, causing at least first data and second data of the target data to be programmed on a memory device of the memory sub-system, the memory device comprising a set of memory die planes and a set of latches for the set of memory die planes, each memory die plane comprising a plurality of consecutive wordlines of cells, the programming of the first data and the second data on the memory device comprising:
- causing the first data to be transferred from a buffer of the memory sub-system to the set of latches for a first wordline of the plurality of consecutive wordlines on the set of memory die planes;
- after the first data has been transferred to the set of latches, causing programming of the first data from the set of latches to the first wordline to start and causing the first data to be released from the buffer;
- while the first data is being programmed to the first wordline, causing the second data to be transferred from the buffer to the set of latches for a second wordline of the plurality of consecutive wordlines on the set of memory die planes, the second wordline consecutively following the first wordline;
- and
- after the second data has been transferred to the set of latches:
- causing programming of the second data from the set of latches to the second wordline to start without release of the second data from the buffer;
- checking a status of the programming of the first data to the first wordline;
- and
- in response to determining that the status indicates the programming of the first data to the first wordline is successful, causing the second data to be released from the buffer.
9 more elements
Dependencies are inferred from the claim text.