Key value pair cache management
AssigneeNVIDIA Corporation
InventorsPayman Behnam, Yaosheng Fu, Ritchie Zhao, Po-An Tsai, Zhiding Yu
Life of this patent
Estimating the term…
Loading patent…
AssigneeNVIDIA Corporation
InventorsPayman Behnam, Yaosheng Fu, Ritchie Zhao, Po-An Tsai, Zhiding Yu
Estimating the term…
Key-value (KV) management processes can be a training-free approach to KV cache compression, addressing the challenges of memory bandwidth and capacity demands during the decode phase of source material using large language model (LLM) inference. The KV management processes can contain two consecutive stages: a KV cache eviction algorithm for coarse-grain KV cache eviction and a hybrid attention process for fine-grain dynamic KV token selection. The hybrid attention process can have three steps, (1) grouping KV pages along the sequence dimension while storing the minimum and maximum values, (2) accumulating the query data in a group dimension finding the largest index along the head dimension, and then performing an approximation attention, and (3) a sparse attention can be performed by fetching the KV pair vectors from the top K indices. KV management processes can maintain comparable accuracy to KV cache attention while lowering memory bandwidth and capacity usage.
A method, comprising:
A system, comprising:
A non-transitory computer program product having a series of operating instructions stored on a non-transitory computer-readable medium that directs a key-value (KV) management process when executed thereby to perform operations, the operations comprising:
A processing unit, comprising:
A processing unit system, comprising:
Dependencies are inferred from the claim text.