Input/output system interconnect redundancy and failover
AssigneeEnfabrica Corporation
InventorsFrederic Vecoven, Shrijeet Mukherjee
Life of this patent
Estimating the term…
Abstract
A system and method for achieving peripheral component interconnect express (PCIe) redundancy and recovery are disclosed. In some embodiments, the system comprises an accelerated compute fabric (ACF) comprising a PCIe switch, an application host communicatively coupled to the ACF using one or more upstream PCIe links, and an endpoint device communicatively coupled to the ACF using one or more downstream PCIe links. The application host is configured to send PCIe transaction layer packets (TLP) addressed to the ghosted endpoint devices through the one or more upstream PCIe links, and the ACF is configured to redirect the PCIe TLP packets to the endpoint device through the one or more downstream PCIe links.
Claims27
A system comprising:
- an application host communicatively coupled to a PCIe switch using a plurality of upstream PCIe links;
- and
- an endpoint device communicatively coupled to the PCIe switch using one or more downstream PCIe links,
- wherein the application host is configured to send PCIe transaction layer packets (TLP) addressed to a plurality of ghosted endpoint devices through the plurality of upstream PCIe links, and
- wherein the PCIe switch is configured to redirect the PCIe TLP packets to the endpoint device through the one or more downstream PCIe links.
A method comprising:
- obtaining a PCIe switch, wherein the PCIe switch is communicatively coupled using a plurality of upstream PCIe links to an application host, and wherein the PCIe switch is communicatively coupled using one or more downstream PCIe links to an endpoint device,
- receiving, by the PCIe switch, PCIe TLP packets sent by the application host through the plurality of upstream PCIe links and addressed to a plurality of ghosted endpoint devices;
- and
- redirecting, by the PCIe switch, the PCIe TLP packets to the endpoint device through the one or more downstream PCIe links.
A device comprising:
- a PCIe switch;
- a plurality of upstream PCIe ports for communicatively coupling the PCIe switch to an application host via a respective plurality of upstream PCIe links;
- and
- one or more downstream PCIe ports for communicatively coupling the PCIe switch to an endpoint device via respective one or more downstream PCIe links,
- wherein the PCIe switch is configured to:
- receive PCIe TLP packets sent by the application host through the plurality of upstream PCIe links and addressed to a plurality of ghosted endpoint devices;
- and
- redirect the PCIe TLP packets to the endpoint device through the one or more downstream PCIe links.
Dependencies are inferred from the claim text.