Modular multiplication using matrix multiplication
AssigneeNVIDIA Corporation
InventorsSimon Langowski, Michael Sullivan, Vinu Joseph, Gookwon Suh
Life of this patent
Estimating the term…
Loading patent…
AssigneeNVIDIA Corporation
InventorsSimon Langowski, Michael Sullivan, Vinu Joseph, Gookwon Suh
Estimating the term…
To enhance the performance of computing arithmetic operations, where the operations can utilize the matrix multiplication process available on processing units. The matrix multiplication process can be implemented as software, a hardware unit that is part of the processing unit, or a combination thereof. Utilizing the matrix multiplication process can utilize available processing bandwidth that would ordinarily not be used for the arithmetic operation. The process can decompose the arithmetic operation to a modular multiplication operation. The modular multiplication operation can be transformed to a redundant representation. The redundant representation can be mapped to the matrix multiplication process. The result can be computed and returned to the calling thread. In some aspects, the result can be a recombination of partial redundant representations that are offset to provide the appropriate place holder values.
A method, comprising:
A system, comprising:
A non-transitory computer program product having a series of operating instructions stored on a non-transitory computer-readable medium that directs a data processing apparatus, when executed thereby to perform operations, the operations comprising:
A processing unit, comprising:
A processing unit system, comprising:
Dependencies are inferred from the claim text.