Non-blocking network-on-chip topologies and routing
AssigneeBaya Systems, Inc.
InventorsSaurabh GAYEN, Eric NORIGE, Sailesh KUMAR
Life of this patent
Estimating the term…
Loading patent…
AssigneeBaya Systems, Inc.
InventorsSaurabh GAYEN, Eric NORIGE, Sailesh KUMAR
Estimating the term…
Aspects of the present disclosure are directed to a Network on Chip (NoC), having a layer including a plurality of routers arranged in a two-dimensional mesh, the two-dimensional mesh further having a plurality of rows and a plurality of columns, and a plurality of bridges, where each of the plurality of bridges exclusively owns a row from the plurality of rows and a column from the plurality of columns. The traffic from a source bridge of the plurality of bridges to a destination bridge of the plurality of bridges is configured to only travel across ones of the plurality of rows and the plurality of columns exclusively owned by the source bridge and the destination bridge. The use of exclusively owned rows and/or columns eliminates/minimizes blocking of traffic by other bridges aside from the source bridge and the destination bridge, thereby increasing throughput/bandwidth.
A Network on Chip (NoC), comprising:
Dependencies are inferred from the claim text.