US 2026/0195846 A1Published application

Cache-Optimized Warp Engines

AssigneeGoogle Inc.

InventorsDong Wang, Chi-Chun Lai

Life of this patent

Estimating the term…

Loading patent…

Abstract

This document describes systems and techniques directed at cache-optimized warp engines. In aspects, a computing device having a first cache memory, a second cache memory, a system memory, and a cache-optimized warp engine is configured to receive a warped input image comprising a plurality of pixel information. Following a coordinate sequence, the cache-optimized warp engine scans the plurality of pixel information and loads a first portion of the pixel information into the first cache memory and a second portion of the pixel information into the second cache memory. Based on the first and second portions of the plurality of pixel information, the cache-optimized warp engine determines first and second portions, respectively, of a plurality of pixel information of a corrected output image. The cache-optimized warp engine stores the first and second portions of the pixel information of the corrected output image as the output image in the system memory.

Claims20

Dependent claims

A method comprising:

receiving, at a computing device having a cache-optimized warp engine, a first cache memory, and a second cache memory, a warped input image comprising a plurality of pixel information;
dividing, by the cache-optimized warp engine, the warped input image comprising the plurality of pixel information into N rows;
scanning, by the cache-optimized warp engine and following a coordinate sequence including the N rows, the plurality of pixel information of the warped input image, the coordinate sequence comprising at least one of:
an intra-row coordinate sequence that is at least one of:
bottom to top and left to right;
or
bottom to top and right to left;
and
an inter-row coordinate sequence that is top to bottom;
or
an intra-row coordinate sequence that is at least one of:
top to bottom and left to right;
or
top to bottom and right to left;
and
an inter-row coordinate sequence that is bottom to top;
loading, by the cache-optimized warp engine, a first portion of the plurality of pixel information of the warped input image into the first cache memory of the computing device;
determining, by the cache-optimized warp engine and based on the first portion of the plurality of pixel information of the warped input image stored in the first cache memory, a first corrected portion of a plurality of pixel information of a corrected output image;
loading, by the cache-optimized warp engine, a second portion of the plurality of pixel information of the warped input image into the second cache memory of the computing device;
determining, by the cache-optimized warp engine and based on the second portion of the plurality of pixel information of the warped input image stored in the second cache memory, a second corrected portion of the plurality of pixel information of the corrected output image;
and
storing, by the cache-optimized warp engine, the first portion and the second portion of the plurality of pixel information of the corrected output image as the output image in a system memory of or associated with the computing device.

19 more elements

A computing device comprising:

a first cache memory;
a second cache memory;
system memory;
at least one processor;
and
computer-readable media storing instructions that, when executed by the at least one processor, cause the at least one processor to:
receive a warped input image comprising a plurality of pixel information;
divide the warped input image comprising the plurality of pixel information into N rows;
scan, following a coordinate sequence including the N rows, the plurality of pixel information of the warped input image, the coordinate sequence comprising at least one of:
an intra-row coordinate sequence that is at least one of:
bottom to top and left to right;
or
bottom to top and right to left;
and
an inter-row coordinate sequence that is top to bottom;
or
an intra-row coordinate sequence that is at least one of:
top to bottom and left to right;
or
top to bottom and right to left;
and
an inter-row coordinate sequence that is bottom to top;
load a first portion of the plurality of pixel information of the warped input image into the first cache memory;
determine, based on the first portion of the plurality of pixel information of the warped input image stored in the first cache memory, a first corrected portion of a plurality of pixel information of a corrected output image;
load a second portion of the plurality of pixel information of the warped input image into the second cache memory;
determine, based on the second portion of the plurality of pixel information of the warped input image stored in the second cache memory, a second corrected portion of the plurality of pixel information of the corrected output image;
and
store the first portion and the second portion of the plurality of pixel information of the corrected output image as the output image in the system memory.

25 more elements

Dependencies are inferred from the claim text.

Facts

Application: 18/839,853Filed 17 Aug 2023
Published: 9 Jul 2026
Term ends: Not estimatedThe source records don’t support an estimate.

Classification13 codes

G06T 1/60
General purpose image data processing: memory management
G06F 12/0842
Multiuser, multiprocessor or multiprocessing cache systems: for multiprocessing or multitasking
G06F 12/0846
Multiple simultaneous or quasi-simultaneous cache accessing: cache with multiple tag or data arrays being simultaneously accessible
G06F 12/0888
Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches: using…