Level shifter circuit
AssigneeSocionext Inc.
InventorKyota SHIMIZU
Life of this patent
Estimating the term…
Abstract
A level shifter circuit includes first to fourth p-type transistors, first and second n-type transistors, and a pullup circuit. The first n-type transistor and the first p-type transistor are provided between an input node and an output node, and the second p-type transistor is provided between a first power supply and the output node. The second n-type transistor and the third p-type transistor are provided between an inverted input node and an inverted output node, and the fourth p-type transistor is provided between the first power supply and the inverted output node. The pullup circuit is configured to pull up a second node to a third power supply when a first node makes a High to Low transition, and pull up the first node to the third power supply when the second node makes a High to Low transition.
Claims6
A level shifter circuit, comprising:
- an input node receiving an input signal that makes a transition between a first power supply and a second power supply lower in potential than the first power supply;
- a first n-type transistor provided between the input node and a first node and having a gate connected to the first power supply;
- a first p-type transistor provided between the first node and an output node and having a gate connected to the first power supply;
- a second p-type transistor provided between the output node and the first power supply and having a gate connected to the first node;
- an inverted input node receiving an inverted input signal inverted from the input signal;
- a second n-type transistor provided between the inverted input node and a second node and having a gate connected to the first power supply;
- a third p-type transistor provided between the second node and a third node and having a gate connected to the first power supply;
- a fourth p-type transistor provided between the third node and the first power supply and having a gate connected to the second node;
- and
- a pullup circuit provided between the first node and the second node, wherein
- the pullup circuit includes
- a first pullup circuit for pulling up the second node to a third power supply higher in potential than the first power supply when the first node makes a transition from High level to Low level, and
- a second pullup circuit for pulling up the first node to the third power supply when the second node makes a transition from High level to Low level.
Dependencies are inferred from the claim text.