Common indirect addressing for early jump execution pipeline clear
AssigneeIntel Corporation
InventorsBaishik Biswas, Anant Vithal Nori, Sreenivas Subramoney
Life of this patent
Estimating the term…
Abstract
Techniques for common indirect addressing for early jump execution pipeline clear are described. In an embodiment, an apparatus includes address calculation circuitry to calculate a displacement value corresponding to a first relative indirect call; a cache to store an entry corresponding to the first relative indirect call, the entry to include the displacement value and a common indirect addressing target; and branch prediction circuitry to provide a branch prediction target for a second relative indirect call, wherein the branch prediction target is to be replaced with the common indirect addressing target.
Claims20
An apparatus comprising:
- address calculation circuitry to calculate a displacement value corresponding to a first relative indirect call;
- a cache to store an entry corresponding to the first relative indirect call, the entry to include the displacement value and a common indirect addressing target;
- and
- branch prediction circuitry to provide a branch prediction target for a second relative indirect call, wherein the branch prediction target is to be replaced with the common indirect addressing target.
A method comprising:
- calculating a displacement value corresponding to a first relative indirect call;
- storing a cache entry corresponding to the first relative indirect call, the cache entry to include the displacement value and a common indirect addressing target;
- and
- replacing a branch prediction target for a second relative indirect call with the common indirect addressing target.
A system comprising:
- a system memory;
- address calculation circuitry to calculate a displacement value corresponding to a first relative indirect call;
- a cache to store an entry corresponding to the first relative indirect call, the entry to include the displacement value and a common indirect addressing target;
- and
- branch prediction circuitry to provide a branch prediction target for a second relative indirect call, wherein the branch prediction target is to be replaced with the common indirect addressing target.
Dependencies are inferred from the claim text.