Computing device for low-power quarter round operation
AssigneeSoteria Inc.
InventorsJames Jongman KIM, Chang Il SON
Life of this patent
Estimating the term…
Abstract
The present disclosure relates to a computing device for low-power quarter round operation, especially to reducing power consumption of a computing device for a quarter round operation by segmenting adder into a plurality of sub-adders and suppressing glitches in the output of each of the sub-adder while processing quarter round operation, which is used for a stream cipher, at high speed through hardware. The combinational logic circuit for quarter round operation is segmented into predetermined bit units to form pipelines composed of predetermined stages, so the segmentation and pipelining not only improve processing speed but also prevent glitch propagation.
Claims12
A computing device for low-power quarter round operation, comprising:
- an adder adding two data words each having a predetermined bit width;
- a rotation unit rotating predetermined bits in an addition result of the adder in a predetermined direction;
- an XOR operation unit performing bitwise exclusive OR on the rotation result with a predetermined another data word;
- and
- a latch unit latching the result of the adder or the rotation unit,
- wherein power consumption is reduced by suppressing propagation of a glitch using the latch unit.
A method of configuring a computing device for low-power quarter round operation, comprises:
- adding, by an adder, two data words each having a predetermined bit width through an adder;
- rotating, by a rotation unit, predetermined bits in an addition result of the adder in a predetermined direction through a rotation unit;
- operating, by an XOR operation unit bitwise exclusive OR on the rotation result with a predetermined another data word through an XOR operation unit;
- and
- latching, by a latch unit, the result of the adder or the rotation unit through a latch unit,
- wherein propagation of a glitch is prevented through the latching, whereby power consumption is reduced.
Dependencies are inferred from the claim text.