Method and device with profile data generation
AssigneeSamsung Electronics Co., Ltd.
InventorsJintaek KANG, Jae-Eon JO
Life of this patent
Estimating the term…
Abstract
A method and device for obtaining profile data of a vector machine are provided. An electronic device includes a plurality of core components configured to operate based on a first clock and a level 1 (L1) data cache configured to operate based on a second clock, wherein the component may include a decoder configured to obtain a maximum number of data elements that are processable in parallel by a vector machine to be analyzed and insert one or more no operation (NOP) instruction between a first instruction and a second instruction of an instruction set processed by a core, based on the maximum number of data elements.
Claims20
An electronic device comprising:
- a plurality of core components configured to operate based on a first clock;
- and
- a level 1 (L1) data cache configured to operate based on a second clock,
- wherein the core component comprises:
- a decoder configured to:
- obtain a maximum number of data elements that are processable in parallel by a vector machine to be analyzed;
- and
- insert one or more no operation (NOP) instructions between a first instruction and a second instruction of an instruction set processed by a core, based on the maximum number of data elements;
- a register configured to store the maximum number of data elements received from the decoder;
- and
- a performance monitoring unit (PMU) configured to increase a counter value of a vector instruction corresponding to the instruction set, based on the maximum number of data elements stored in the register.
A processor-implemented method, the method comprising:
- obtaining a maximum number of data elements that is processable in parallel by a vector machine through a decoder of a core;
- writing the maximum number of data elements to a register through the decoder;
- increasing, through a performance monitoring unit (PMU) of the core, a counter value of a vector instruction corresponding to an instruction set processed by the core, based on the maximum number of data elements stored in the register;
- and
- inserting, through the decoder, one or more no operation (NOP) instructions between a first instruction and a second instruction of the instruction set, based on the maximum number of data elements.
Dependencies are inferred from the claim text.