Back to results
US 2026/0140904 A1Published application
System and method for multi-link cxl switch for numa architecture
AssigneeSamsung Electronics Co., Ltd.
InventorsHeekwon PARK, Jongmin GIM, Jaemin JUNG, Mukesh GARG, Changho CHOI, Yang Seok KI
Life of this patent
Estimating the term…
Abstract
A system and method for managing memory in a computing system are disclosed. The method includes generating a virtual node by combining two or more physical nodes coupled to a compute express link (CXL) switch; and identifying a physical address of data stored in the memory based on an offset between address ranges of the two or more physical nodes.
Claims20
A method for managing memory in a computing system, comprising:
- generating a virtual node by combining two or more physical nodes coupled to a compute express link (CXL) switch;
- and
- identifying a physical address of data stored in the memory based on an offset between address ranges of the two or more physical nodes.
An apparatus for managing memory in a computing system, comprising:
- a compute express link (CXL) switch configured to couple two or more physical nodes;
- and
- a processor configured to:
- generate a virtual node by combining the two or more physical nodes;
- and
- identify a physical address of data stored in the memory based on an offset between address ranges of the two or more physical nodes.
3 more elements
Dependencies are inferred from the claim text.