Configuration of shared buffers with virtual output queues in noc routers
AssigneeBaya Systems, Inc.
InventorsJoji PHILIP, Eric NORIGE, Jatinkumar Vithalbhai FULTARIA
Life of this patent
Estimating the term…
Loading patent…
AssigneeBaya Systems, Inc.
InventorsJoji PHILIP, Eric NORIGE, Jatinkumar Vithalbhai FULTARIA
Estimating the term…
A Network on Chip (NoC) includes a plurality of shared buffers configured to manage arriving flits with a plurality of logical queues, each of the plurality of logical queues configured to manage the arriving flits according to a virtual channel of an input port associated with the arriving flits and an output port corresponding to the arriving flits. A first set of arbitration logic is configured to output arbitration of flits from the plurality of logical queues to a second set of arbitration logic. The second set of arbitration logic is configured to arbitrate output flits from the first set of arbitration logic to the output port. Additionally, the configuration of the shared buffers with two-set of arbitration logic provides efficient arbitration of data transmission.
A Network on Chip (NoC), comprising:
A method for a Network on Chip (NoC), comprising:
Dependencies are inferred from the claim text.