Processing Instructions
AssigneeImagination Technologies Limited
InventorPeter Vrabel
Life of this patent
Estimating the term…
Abstract
A vector processing unit contains an operation cache and a separate micro-op cache. The operation cache tracks state and logic of instructions, and is responsible for splitting instructions into micro-ops. The micro-op cache tracks state and logic of micro-ops. Having a separate micro-op cache provides power and area benefits, as well as allowing instructions to be split out of order.
Claims20
A computer-implemented method of processing an instruction by a processing unit, wherein the processing unit comprises an operation cache (OC) comprising a plurality of entries and a micro-operation cache (NOC) comprising a plurality of entries, and wherein the method comprises:
- receiving, at the OC, an instruction to be processed by the processing unit;
- storing, in an entry of the OC, state and control logic associated with the instruction;
- splitting, by the OC, the instruction into a set of micro-operations;
- sending, by the OC, each of the set of micro-operations to the OC;
- storing, in respective entries of the μOC, respective state and respective control logic associated with respective micro-operations of the set of micro-operations;
- and
- dispatching, by the μOC, one or more of the respective micro-operations for execution.
A processing unit comprising:
- an operation cache (OC) comprising a plurality of entries;
- and
- a micro-operation cache (μOC) comprising a plurality of entries,
- wherein the OC is configured to:
- receive an instruction to be processed by the processing unit;
- store, in an entry of the OC, state and control logic associated with the instruction;
- split the instruction into a set of micro-operations;
- and
- send each of the set of micro-operations to the μOC, and
- wherein the μOC is configured to:
- store, in respective entries of the μOC, state and control logic associated with a respective micro-operation of the set of micro-operations;
- and
- dispatch, for execution, one or more respective micro-operations of the set of micro-operations.
Dependencies are inferred from the claim text.