Stacked semiconductor apparatus, method of detecting fault, and method of repairing fault
AssigneeElectronics and Telecommunications Research Institute
InventorsJin Ho HAN, Min-Seok CHOI
Life of this patent
Estimating the term…
Loading patent…
AssigneeElectronics and Telecommunications Research Institute
InventorsJin Ho HAN, Min-Seok CHOI
Estimating the term…
A stacked semiconductor apparatus, which is formed by stacking a first die and a second die, includes the first die including a first test module configured to generate a test pattern and a plurality of transmission multiplexers, each of which one input receives the test pattern, the second die including a plurality of reception multiplexers and a second test module configured to control the plurality of reception multiplexers, and a connection part including a plurality of signal transmission members electrically connected to outputs of the plurality of transmission multiplexers and each connected to one input of the reception multiplexers, and a robust transmission member configured to transmit a signal between the first test module and the second test module, wherein the second test module transmits a signal, which is received by the reception multiplexer through the signal transmission member, to the first test module through the robust transmission member, and the first test module detects a fault of the signal transmission member by comparing the test pattern with the signal transmitted by the second test module through the robust transmission member.
A stacked semiconductor apparatus formed by stacking a first die (10) and a second die (20), the stacked semiconductor apparatus comprising:
A method of detecting a fault of a semiconductor apparatus including a first die and a second die which are stacked, the method comprising:
A method of repairing a stacking fault of a first die and a second die, the method comprising:
Dependencies are inferred from the claim text.