Shared memory device and memory system including shared memory device
AssigneeSamsung Electronics Co., Ltd.
InventorsSeungjun HA, Jinin So, Seunghak Lee
Life of this patent
Estimating the term…
Abstract
A shared memory device includes a memory bank that stores first raw data corresponding to a first cache line stored in a first processor among processors, a snoop filter circuit including a first snoop filter entry corresponding to the first cache line and a first entry access count corresponding to the first snoop filter entry, and a migration management circuit that determines a hotness of the first cache line based on the first entry access count and issues a migration request for the first raw data to the first processor based on the hotness.
Claims20
A shared memory device comprising:
- a memory bank configured to store first raw data corresponding to a first cache line stored in a first processor among a plurality of processors;
- a snoop filter circuit including a first snoop filter entry corresponding to the first cache line and a first entry access count corresponding to the first snoop filter entry;
- and
- a migration management circuit configured to determine a hotness of the first cache line based on the first entry access count and to issue a migration request for the first raw data to the first processor based on the hotness.
A memory system comprising:
- a first processor including a cache memory that stores a plurality of cache lines;
- a dedicated memory device for the first processor;
- and
- a shared memory device configured to store a raw data for a first cache line of the plurality of cache lines, and to determine whether the first cache line is a hot cache line,
- wherein the first processor is configured to migrate the raw data from the shared memory device to the dedicated memory device when the first cache line is determined to be the hot cache line.
A shared memory device configured to communicate with a first processor which stores a first cache line, the shared memory device comprising:
- a snoop filter circuit including a snoop filter entry for the first cache line, and an entry access count for the snoop filter entry;
- a back snoop circuit configured to update the entry access count by performing a back snooping for the first cache line;
- and
- a migration management circuit configured to determine a hotness of the first cache line based on the entry access count.
Dependencies are inferred from the claim text.