Wire bond obstruction mitigation using wire bond stud bumps
AssigneeQorvo US, Inc.
InventorDavid B. Crittenden
Life of this patent
Estimating the term…
Loading patent…
AssigneeQorvo US, Inc.
InventorDavid B. Crittenden
Estimating the term…
Aspects of the disclosure advantageously provide one or more methods of improving microelectronic production by mitigating obstructions via strategic placement of wire bond stud bumps. A microelectronic assembly and a method of producing the same are provided. The method includes placing a set of stud bumps on a substrate defining a boundary of a location for placement of a component, wherein the set of stud bumps comprises a first stud bump and a second stud bump, the first stud bump comprising a greater amount of wire bonding material than the second stud bump; placing the component at the location on the substrate via a layer of a binding material; and forming a wire bond between the component and the first stud bump. In one or more embodiments, a microelectronic assembly is produced in accordance with the method described above.
A method, comprising:
A method, comprising:
A microelectronic assembly, comprising:
A microelectronic assembly, comprising:
Dependencies are inferred from the claim text.