Semiconductor package
AssigneeSamsung Electronics Co., Ltd.
InventorsHyeonjeong HWANG, Kuwon LEE, Sehoon JANG
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsHyeonjeong HWANG, Kuwon LEE, Sehoon JANG
Estimating the term…
Provided is a semiconductor package including a first wiring structure including a first wiring and a first wiring insulating layer on the first wiring, a first semiconductor chip on the first wiring structure, and a molding member on the first semiconductor chip, wherein the first wiring includes a first wiring via and a first wiring line, wherein the first wiring structure includes a first layer and a second layer, wherein the first wiring via is in each of the first layer and the second layer, the first wiring via in the first layer and the first wiring via in the second layer contact each other in a vertical direction, and wherein a size of the first wiring via in the first layer is less than a size of the first wiring via in the second layer.
A semiconductor package comprising:
A semiconductor package comprising:
A semiconductor package comprising:
Dependencies are inferred from the claim text.