Semiconductor package
AssigneeSamsung Electronics Co., Ltd.
InventorsYeohoon YOON, Ilho Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsYeohoon YOON, Ilho Kim
Estimating the term…
A method of manufacturing a semiconductor package includes: forming via holes through an insulating layer to expose a redistribution conductor; forming a preliminary seed layer extending along the insulating layer and an inner surface of the via holes; forming a first photoresist layer on the preliminary seed layer which exposes first partial surfaces of the preliminary seed layer within the via holes; forming under-bump metal (UBM) vias in the via holes; forming a second photoresist layer by removing a partial region of the first photoresist layer; forming UBM pads covering the UBM vias and the second partial surfaces of the preliminary seed layer, each of the UBM pads has a convex surface protruding on a side facing away from a corresponding one of the UBM vias; removing the second photoresist layer and a partial region of the preliminary seed layer; and attaching a solder ball on the UBM pads.
A method of manufacturing a semiconductor package comprising:
A method of manufacturing a semiconductor package comprising:
A method of manufacturing a semiconductor package comprising:
Dependencies are inferred from the claim text.