Microelectronic Packaging Using Circuits on Glass and Stacking Glass Circuits
AssigneeSciperio, Inc
InventorsKenneth H. Church, Samuel LeBlanc
Life of this patent
Estimating the term…
Loading patent…
AssigneeSciperio, Inc
InventorsKenneth H. Church, Samuel LeBlanc
Estimating the term…
A method for creating and stacking glass substrates containing conductive lines, vias, and passive components to form high-density, three-dimensional microelectronic packages. The invention employs a conductive nanoparticle paste for bonding, with silver nanopaste offering significant advantages in terms of process temperature and stability. The method includes precise control mechanisms for separation thickness, edge sealing, outgassing control, vacuum sealing, connector integration, and real-time data collection using IoT sensors. These innovations enable the creation of complex 3D structures with tight tolerance, high reliability, and suitability for electronics, photonics and including RF applications and other high-frequency applications.
A method for fabricating a microelectronic package using glass or ceramic substrates, the method comprising:
A method for fabricating a microelectronic package, comprising:
Dependencies are inferred from the claim text.