Digital pixel architecture supporting re-use of components for in-pixel analog-to-digital conversion of integration residue
AssigneeRaytheon Company
InventorsEric J. Beuville, Joshua J. Cantrell, Micky R. Harris
Life of this patent
Estimating the term…
Abstract
An apparatus includes a comparator configured to generate pulses in a digital output based on a capacitor voltage of an integration capacitor. The apparatus also includes a counter configured to (i) in a first configuration, count the pulses in the digital output of the comparator during a sampling period and (ii) in a second configuration, count pulses in a clock signal during a residue digitization period. A counted number of pulses in the clock signal is indicative of a residue stored on the integration capacitor at an end of the sampling period.
Claims20
An apparatus comprising:
- a comparator configured to generate pulses in a digital output based on a capacitor voltage of an integration capacitor;
- and
- a counter configured to:
- in a first configuration, count the pulses in the digital output of the comparator during a sampling period;
- and
- in a second configuration, count pulses in a clock signal during a residue digitization period, a counted number of pulses in the clock signal indicative of a residue stored on the integration capacitor at an end of the sampling period.
A method comprising:
- generating pulses in a digital output of a comparator based on a capacitor voltage of an integration capacitor;
- using a counter in a first configuration to count the pulses in the digital output of the comparator during a sampling period;
- and
- using the counter in a second configuration to count pulses in a clock signal during a residue digitization period, a counted number of pulses in the clock signal indicative of a residue stored on the integration capacitor at an end of the sampling period.
A non-transitory machine readable medium containing instructions that when executed cause at least one processor to:
- control a capacitor voltage of an integration capacitor;
- and
- control a counter that is configured to:
- in a first configuration, count pulses based on the capacitor voltage of the integration capacitor in a digital output of a comparator during a sampling period;
- and
- in a second configuration, count pulses in a clock signal during a residue digitization period, a counted number of pulses in the clock signal indicative of a residue stored on the integration capacitor at an end of the sampling period.
Dependencies are inferred from the claim text.