US 2026/0037480 A1Published application

Systems and methods for performing inter-accelerator data transfers

AssigneeNVIDIA Corporation

InventorsChing-Yu Hung, Sreenivas Krishnan, Divya Ojha, Jagadeesh Sankaran, Yen-Te Shih, Ravi Pratap Singh, Andrew Peter Taussig, Arun Visweswaraiah

Life of this patent

Estimating the term…

patentgrep

Loading patent…

Abstract

In various examples, systems and methods are disclosed that relate to performing inter-accelerator data transfers. For example, an accelerator such as a pixel processing engine (PPE) can include multiple processing engines (PEs). The PEs can be arranged in a two-dimensional array and each PE can be configured to receive data in the registers of the PEs. The PEs can transfer data between registers of the same or different PEs. The PEs can also be configured to perform transfers and operations in sequence to perform complex functions such as filtering.

Claims20

Dependent claims

One or more processors comprising processing circuitry to:

receive, using one or more circuits of a first processing element of a two-dimensional array of processing elements, first sensor data associated with a first pixel of an image and instruction data associated with one or more instructions;
determine, using the one or more circuits of the first processing element, an updated first pixel value based at least on the first sensor data associated with the first pixel, second sensor data associated with one or more other pixels received using the two-dimensional array of processing elements, and the instruction data associated with the one or more instructions;
and
provide, using the one or more circuits of the first processing element, output data associated with the updated first pixel value as output based at least on determining the updated first pixel.

1 more element

A system, comprising:

a plurality of processing elements of a two-dimensional array of processing elements, each processing element of the plurality of processing elements operatively coupled with one or more different processing elements of the plurality of processing elements;
wherein each processing element comprises one or more circuits to:
receive, using one or more circuits of a first processing element of a two-dimensional array of processing elements, first sensor data associated with a first pixel of an image and instruction data associated with one or more instructions;
determine, using the one or more circuits of the first processing element, an updated first pixel value based at least on the first sensor data associated with the first pixel, second sensor data associated with one or more other pixels received using the two-dimensional array of processing elements, and the instruction data associated with the one or more instructions;
and
provide, using the one or more circuits of the first processing element, output data associated with the updated first pixel value as output based at least on determining the updated first pixel value.

3 more elements

A method comprising:

receiving, using one or more circuits of a first processing element of an accelerator including a two-dimensional array of processing elements, data associated with a first pixel and data associated with one or more instructions;
determining, using the one or more circuits of the first processing element, an updated first pixel value based at least on the first pixel and the one or more instructions;
and
providing, using the one or more circuits of the first processing element, data associated with the updated first pixel value as output based at least on determining the updated first pixel.

1 more element

Dependencies are inferred from the claim text.