System for handling repeated programming errors
AssigneeMicron Technology, Inc.
InventorsJuane Li, Chenjie Zhou, Wenchi Hong, Daniel Danching Zhang, Naveen Bolisetty
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsJuane Li, Chenjie Zhou, Wenchi Hong, Daniel Danching Zhang, Naveen Bolisetty
Estimating the term…
A system comprising a plurality of memory devices, as well as a processing device, operatively coupled with the plurality of memory devices. The processing device detects a write operation error during a write operation on a memory segment of the plurality of memory devices, wherein the memory segment comprises respective memory cells from each of the plurality of memory devices. The processing device determines that a back-to-back (B2B) count satisfies a B2B threshold criterion, wherein the B2B count corresponds to one of the plurality of memory devices. Responsive to determining that the B2B count satisfies the B2B threshold criterion, the processing device prevents, for a threshold duration of time, any subsequent write operations from being performed on the one of the plurality of memory devices, wherein a length of the threshold duration of time is determined by a period during which the B2B count continuously satisfies the B2B threshold criterion.
A system comprising:
A method comprising:
A non-transitory computer-readable storage medium comprising instructions that, when executed by a processing device, cause the processing device to perform operations comprising:
Dependencies are inferred from the claim text.