Memory controllers, memory systems and control methods thereof, memory mediums, and program products
AssigneeYangtze Memory Technologies Co., Ltd.
InventorsTao XIONG, Lijian DENG
Life of this patent
Estimating the term…
Abstract
The present disclosure provides memory systems, memory controllers, control methods, computer readable memory mediums, and computer program products. An example method includes: in response to an operation instruction, determining whether a first condition is met; in response to the first condition being met, sending a first command sequence corresponding to the operation instruction to a memory device; and in response to the first condition not being met, sending a second command sequence corresponding to the operation instruction to the memory device.
Claims20
A memory system, comprising:
- a memory device;
- and
- a memory controller coupled to the memory device, wherein the memory controller is configured to:
- in response to receiving an operation instruction, determine whether a first condition is met;
- in response to the first condition being met, send a first command sequence corresponding to the operation instruction to the memory device, the first command sequence lacking a read state command;
- and
- in response to the first condition not being met, send a second command sequence corresponding to the operation instruction to the memory device, the second command sequence comprising the read state command.
A memory controller, comprising:
- a controller memory configured to store a control instruction;
- and
- a flash controller coupled to the controller memory and configured to execute the control instruction to perform processing comprising:
- in response to receiving an operation instruction, determining whether a first condition is met;
- in response to the first condition being met, sending a first command sequence corresponding to the operation instruction to a memory device, the first command sequence lacking a read state command;
- and
- in response to the first condition not being met, sending a second command sequence corresponding to the operation instruction to the memory device, the second command sequence comprising the read state command.
A method of controlling a memory system, comprising:
- in response to receiving an operation instruction, determining whether a first condition is met;
- in response to the first condition being met, sending a first command sequence corresponding to the operation instruction to a memory device, the first command sequence lacking a read state command;
- and
- in response to the first condition not being met, sending a second command sequence corresponding to the operation instruction to the memory device, the second command sequence comprising the read state command.
Dependencies are inferred from the claim text.