Low leakage replacement metal gate fet
AssigneeMurata Manufacturing Co., Ltd.
InventorsJagar SINGH, Simon Edward WILLARD
Life of this patent
Estimating the term…
Loading patent…
AssigneeMurata Manufacturing Co., Ltd.
InventorsJagar SINGH, Simon Edward WILLARD
Estimating the term…
FET designs, and in particular NMOSFET designs based on SOI fabrication technology, that exhibit low leakage in the presence of the edge transistor phenomenon. Embodiments include FETs in which the threshold voltage VTE of the edge FETs is increased to a level that is at least equal to the threshold voltage VTC of the central conduction channel FET using a novel dual work function configuration of a high dielectric constant (high-κ) replacement metal gate (RMG) structure. One embodiment encompasses a FET including an RMG structure overlying a doped silicon region, the RMG structure including: an interface insulator formed over the doped silicon region; a high-K material formed over the interface insulator; an N-type work function material overlaying and in contact with a central portion of the high-κ material; and a P-type work function material overlaying and in contact with at least one edge portion of the high-κ material.
A FET including a replacement metal gate structure overlying a doped silicon region, the replacement metal gate structure including:
A FET fabricated on a silicon-on-insulator substrate, including:
Dependencies are inferred from the claim text.