Logic Gate Networks Generated Using Differentiable Logic Gate Models
AssigneeUniversität Konstanz
InventorFelix Petersen
Life of this patent
Estimating the term…
Loading patent…
AssigneeUniversität Konstanz
InventorFelix Petersen
Estimating the term…
Systems and methods are described for training and deploying a logic gate neural network. In various examples, a computing system receives a training data set of input vectors with target outputs and instantiates an untrained network whose nodes are parameterized over a predefined set of potential logic operators. Training may include forward propagating a batch of input vectors, computing node outputs as differentiable functions of the potential operators, aggregating outputs by summation to form scores, evaluating a loss, and updating the differentiable parameters. A fixed network is defined after multiple iterations by selecting a single logic operator for each respective node. Examples of suitable logic operators include AND, OR, NAND, NOR, XOR, constants, inverters, direct connections, and the like. The fixed network can be implemented as an application-specific integrated circuit (ASIC) or stored in a non-transitory memory and implemented in programmable hardware, such as a field-programmable gate array (FPGA).
A method for training a logic gate neural network, comprising:
An application-specific integrated circuit (ASIC) with a logic gate neural network, comprising:
A neural network device comprising:
Dependencies are inferred from the claim text.