Distributed ring-based interconnect for register accessibility in a system-on-chip
AssigneeQUALCOMM Incorporated
InventorsNitin MAKHIJA, Shivam GUPTA, Mohd Imran BEG, Mohsen NAJAFI YAZDI
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsNitin MAKHIJA, Shivam GUPTA, Mohd Imran BEG, Mohsen NAJAFI YAZDI
Estimating the term…
A data communication interconnect or network in a system-on-chip (SoC) may include one or more routers, each coupled to one or more register rings. A router may receive transaction request packets from an initiator and provide transaction response packets to the initiator. Each register ring may have an input end and an output end, providing a unidirectional data communication path for the request and response packets. Each register ring may have one or more nodes, each having one or more registers that may be the targets of write and read transactions associated with the request packets. The input and output ends of register rings may be coupled to ring interfaces of the router, which may provide paths for request packets and response packets.
A system for data communication in a system-on-chip (SoC), comprising:
A method for data communication in a system-on-chip (SoC), comprising:
A system-on-chip (SoC), comprising:
Dependencies are inferred from the claim text.