Hardware accelerator and control method
AssigneeFujitsu Limited
InventorYutaka TAMIYA
Life of this patent
Estimating the term…
Abstract
A hardware accelerator having a plurality of processing elements, the hardware accelerator includes: an exception detector that detects an occurrence of an exception during an execution of a computation by the plurality of processing elements, and an execution controller that, in response to the exception detector detecting the exception, causes the plurality of processing elements to sequentially re-execute the computation in which the occurrence of the exception has been detected, using re-execution information that has been used by at least a part of the plurality of processing elements for the execution of the computation and has been saved in a re-execution information storage before the detection of the exception.
Claims6
A hardware accelerator having a plurality of processing elements, the hardware accelerator comprising:
- an exception detector that detects an occurrence of an exception during an execution of a computation by the plurality of processing elements, and
- an execution controller that, in response to the exception detector detecting the exception, causes the plurality of processing elements to sequentially re-execute the computation in which the occurrence of the exception has been detected, using re-execution information that has been used by at least a part of the plurality of processing elements for the execution of the computation and has been saved in a re-execution information storage before the detection of the exception.
A control method comprising a process comprising, in a hardware accelerator having a plurality of processing elements:
- detecting an occurrence of an exception during an execution of a computation by the plurality of processing elements;
- and
- causing the plurality of processing elements to sequentially re-execute the computation in which the occurrence of the exception has been detected, using re-execution information that has been used by at least a part of the plurality of processing elements for the execution of the computation and has been saved in a re-execution information storage before the detection of the exception.
Dependencies are inferred from the claim text.