Method of reducing program disturbance in memory device and memory device utilizing same
AssigneeYangtze Memory Technologies Co., Ltd.
InventorsShan Li, Kaikai You, Ying Cui, Jianquan Jia, Kaiwei Li, An Zhang
Life of this patent
Estimating the term…
Loading patent…
AssigneeYangtze Memory Technologies Co., Ltd.
InventorsShan Li, Kaikai You, Ying Cui, Jianquan Jia, Kaiwei Li, An Zhang
Estimating the term…
In some aspects, a memory device is provided. The memory device includes a plurality of memory strings and a peripheral circuit. One of the memory strings includes memory cells, a select transistor coupled to a select line and a bit line, and a dummy cell coupled to a dummy word line and arranged between the select transistor and the memory cells. The peripheral circuit is coupled to the memory strings and configured to, in a pre-pulse period of a program operation, maintain a first voltage on the select line to retain an on-state of the select transistor and apply a second voltage to the dummy word line to turn off the dummy cell. After applying the second voltage to the dummy word line, the peripheral circuit is further configured to apply a third voltage to the select line to turn off the select transistor.
A memory device, comprising:
A memory system, comprising:
A method of operating a memory device, comprising:
Dependencies are inferred from the claim text.