Back to results
US 2025/0372148 A1Published application
Apparatuses, systems, and methods for dqs domain routing of data to bank logic
AssigneeMicron Technology, Inc.
InventorsPing Na Li, Parthasarathy Gajapathy
Life of this patent
Estimating the term…
Abstract
A memory device receives a bank address in a clock domain and data in a data strobe (DQS) domain. The bank address is shifted into the DQS domain and the shifted bank address is used to route the data to a bank group logic region. In this way, the data remains in the DQS domain until it enters the bank group logic region. This may allow for relaxed timing requirements compared to shifting the data into the clock domain before routing it to the bank group logic region.
Claims21
An apparatus comprising:
- a plurality of bank group logic regions of a memory device;
- an address decoder circuit configured to provide a bank address in a clock domain of the memory device;
- a bank group routing signal generator circuit configured to shift the bank address into a data strobe (DQS) domain of the memory device and provide a bank group routing signal in the DQS domain based on the shifted bank address;
- a data terminal configured to receive write data in the DQS domain;
- and
- a bank group routing circuit configured to provide the write data to a selected one of the plurality of bank group logic regions based on the bank group routing signal.
3 more elements
A method comprising:
- receiving a bank address in a clock domain of a memory device;
- receiving write data in a data strobe (DQS) domain of the memory device;
- shifting the bank address into the DQS domain;
- and
- routing the write data to a bank group logic region of the memory device based on the shifted bank address.
2 more elements
An apparatus comprising:
- a command/address pad region configured to provide a write start signal and a bank group address in a clock domain;
- a FIFO register configured to load the bank group address responsive to the write start signal and provide a shifted bank group address responsive to a write driver signal in the data strobe (DQS) domain;
- and
- a decoder circuit configured to generate a bank group routing signal based on the shifted bank group address.
1 more element
Dependencies are inferred from the claim text.