Phase-locked loop circuit and method
AssigneeSTMicroelectronics International N.V.
InventorsSimone SCADUTO, Bruno CAVALLARO, Daniele CASELLA, Agatino Antonino ALESSANDRO, Sergio GAGLIOLO
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics International N.V.
InventorsSimone SCADUTO, Bruno CAVALLARO, Daniele CASELLA, Agatino Antonino ALESSANDRO, Sergio GAGLIOLO
Estimating the term…
A PLL circuit includes a phase detector, a charge pump, a filter, a voltage-controlled oscillator, and a feedback loop. The circuit further includes switch circuitry to switch between: a first PLL circuit configuration where the voltage-controlled oscillator receives a reference voltage as a voltage control signal, and the charge pump is decoupled from the phase detector, with a phase-lock control signal for oscillator regulated at the reference voltage, and a second circuit configuration where the charge pump is coupled to the phase detector and the phase-lock control signal is generated based on a phase difference detected by the phase detector and the phase-lock control signal from the charge pump is applied to the voltage-controlled oscillator as the voltage control signal.
A circuit, comprising:
A method of operating a phase-locked loop (PLL) circuit that includes a phase detector configured to detect a phase difference between an input clock signal and a further clock signal, a charge pump configured to produce a phase-lock control signal, a voltage-controlled oscillator configured to produce a pulsed output signal based on a voltage control signal applied thereto, and a feedback loop generating said further clock signal in response to the pulsed output signal, the method comprising:
A charge pump circuit for a phase-locked loop (PLL) circuit, comprising:
Dependencies are inferred from the claim text.