Ferroelectric Tunnel Junction Device and Memory Cell
AssigneesLoMaRe Technologies Limited, LoMaRe Chip Technology Changzhou Co., Ltd.
InventorsJan Zemen, Kapildeb Dolui, Bin Zou, Andrei Paul Mihai
Life of this patent
Estimating the term…
Loading patent…
AssigneesLoMaRe Technologies Limited, LoMaRe Chip Technology Changzhou Co., Ltd.
InventorsJan Zemen, Kapildeb Dolui, Bin Zou, Andrei Paul Mihai
Estimating the term…
Disclosed is a ferroelectric tunnel junction device and memory cell, and relates to the technical field of ferroelectric tunnel junction devices, comprising a ferroelectric tunnel barrier layer; a first electrode layer on one side of the ferroelectric tunnel barrier layer; a second electrode layer on the other side of the ferroelectric tunnel barrier layer; and a first interfacial layer at the interface between the first electrode layer and the ferroelectric tunnel barrier layer. The first electrode layer comprises a first antiperovskite material and the first interfacial layer comprises a second antiperovskite material that differs from the first antiperovskite material in composition, and preferably in at least the occupancy of corner sites or the centre sites. Also disclosed is a memory cell comprising the ferroelectric tunnel junction device, wherein the data is recordable as a direction of electric polarisation of the ferroelectric tunnel barrier layer.
A ferroelectric tunnel junction device, comprising:
Dependencies are inferred from the claim text.