Voltage glitch detector
OwnerVenkatesh Kadlimatti, Aritra Chowdhury +1inventors
InventorsVenkatesh Kadlimatti, Aritra Chowdhury, Harikrishna P
Life of this patent
Estimating the term…
Abstract
In described examples, a voltage glitch detector includes a current source, a latch, and first, second, third, fourth, and fifth transistors. A source of the third transistor is coupled to a source of the second transistor, and a gate and drain of the third transistor is coupled to gates of the first and second transistors and a first terminal of the current source. A drain of the fourth transistor is coupled to a drain of the first transistor and an input of the latch. A source of the fifth transistor is coupled to a source of the fourth transistor and the second terminal of the current source. A gate and drain of the fifth transistor is coupled to a gate of the fourth transistor and a drain of the second transistor.
Claims20
A circuit comprising:
- a first current mirror comprising a first transistor having a current terminal;
- a second current mirror comprising a second transistor, the second transistor coupled to the first transistor having a current terminal coupled to the current terminal of the first current mirror;
- and
- a latch having an input coupled to the current terminal of the first transistor and a current terminal of the second transistor.
A circuit comprising:
- a latch having an input;
- a first transistor having a current terminal coupled to the input of the latch;
- and
- a second transistor having a current terminal coupled to the current terminal of the first transistor and to the latch.
A system comprising:
- a first voltage domain comprising a security circuit;
- a second voltage domain comprising:
- a processor;
- and
- a glitch detection circuit coupled to the processor and to the security circuit, the glitch detection circuit comprising:
- a latch having an input;
- a first transistor having a current terminal coupled to the input of the latch;
- and
- a second transistor having a current terminal coupled to the current terminal of the first transistor and to the latch.
Dependencies are inferred from the claim text.