Back to results
US 2025/0300052 A1Published application
Semiconductor package and fabricating method thereof
AssigneeAaltoSemi Inc.
InventorsYin-Ju CHEN, Min-Yao CHEN, Sung-Kun LIN, Jiun-Hua CHIUE, Andrew C. CHANG, Pei-Ching LI, Zhen-Hu CHANG
Life of this patent
Estimating the term…
Abstract
A semiconductor package is provided and includes a package substrate and an electronic component. The electronic component is embedded in the package substrate to reduce the height of the semiconductor package so that the semiconductor package matches the needs of thinning. A method of fabricating the semiconductor package is also provided.
Claims10
A semiconductor package, comprising:
- a package substrate, including:
- a core board having a first side, a second side opposite to the first side, and a plurality of conductive vias communicating the first side and the second side;
- a circuit structure formed on the first side and the second side of the core board and electrically connected to the plurality of conductive vias, wherein the circuit structure has at least one insulation layer, a first circuit layer formed on the insulation layer, and a plurality of conductive blind vias formed in the insulation layer and electrically connected to the plurality of conductive vias and the first circuit layer;
- a dielectric layer formed on each of the circuit structures;
- a first wiring layer embedded in the dielectric layer on the first side of the core board;
- a plurality of conductive pillars formed in the dielectric layer and electrically connected to the first wiring layer and the first circuit layer;
- and
- an electronic component disposed on the first side of the core board and electrically connected to the first circuit layer, wherein the electronic component is covered by the insulation layer, and the first circuit layer is electrically connected to the electronic component via at least one of the plurality of conductive blind vias.
5 more elements
A method of fabricating a semiconductor package, comprising:
- providing a core board having a first side, a second side opposite to the first side, and a plurality of conductive vias communicating the first side and the second side;
- disposing an electronic component on the first side of the core board;
- forming a circuit structure on the first side and the second side of the core board to electrically connect the plurality of conductive vias and the electronic component, wherein the circuit structure has an insulation layer covering the electronic component, a first circuit layer formed on the insulation layer, and a plurality of conductive blind vias disposed in the insulation layer and electrically connected to the plurality of conductive vias, the electronic component and the first circuit layer;
- forming a dielectric layer on each of the circuit structures;
- embedding a first wiring layer in the dielectric layer on the first side of the core board;
- and
- forming a plurality of conductive pillars in the dielectric layer to electrically connect the first wiring layer and the first circuit layer.
4 more elements
Dependencies are inferred from the claim text.