US 2025/0291374 A1Published application

Low-dropout (ldo) regulator with aggressor current cancellation

AssigneeQUALCOMM Incorporated

InventorYue CHAO

Life of this patent

Estimating the term…

Loading patent…

Abstract

Techniques and apparatus for supplying power with aggressor current attenuation are provided. One example power supply circuit generally includes a low-dropout (LDO) regulator including an input coupled to a power supply node and an output coupled to a load circuit; a current replicator coupled to the output of the LDO regulator and configured to replicate a scaled version of an aggressor current to generate a fractional aggressor current; a current-steering circuit coupled to the current replicator and configured to replicate and reverse a polarity of the fractional aggressor current to generate a reversed fractional aggressor current; and a current mirror including an input coupled to the current-steering circuit and an output coupled to the power supply node, the current mirror being configured to sink an aggressor adjustment current from the power supply node based on the reversed fractional aggressor current.

Claims20

Dependent claims

A power supply circuit comprising:

a low-dropout (LDO) regulator including a first amplifier and a first transistor, wherein the first transistor includes a gate coupled to an output of the first amplifier, a source coupled to a power supply node, and a drain coupled to an input of the first amplifier and to a load circuit;
a second transistor including a source coupled to the power supply node and a gate coupled to the gate of the first transistor and the output of the first amplifier;
a third transistor including a drain coupled to a drain of the second transistor and a source coupled to a reference potential node for the power supply circuit;
a second amplifier including a first input coupled to the drain of the first transistor and the input of the first amplifier, a second input coupled to the drain of the second transistor and to the drain of the third transistor, and an output coupled to a gate of the third transistor;
a fourth transistor including a source coupled to the reference potential node and a gate coupled to the gate of the third transistor and the output of the second amplifier;
a current source coupled between the power supply node and a drain of the fourth transistor;
and
a current mirror including an input coupled to the current source and to the drain of the fourth transistor and an output coupled to the power supply node.

5 more elements

A power supply circuit comprising:

a low-dropout (LDO) regulator including an input coupled to a power supply node and an output coupled to a load circuit;
a current replicator coupled to the output of the LDO regulator and configured to replicate a scaled version of an aggressor current, configured to be generated by the load circuit and pass through the LDO regulator to the power supply node, to generate a fractional aggressor current;
a current-steering circuit coupled to the current replicator and configured to replicate and reverse a polarity of the fractional aggressor current to generate a reversed fractional aggressor current;
and
a current mirror including an input coupled to the current-steering circuit and an output coupled to the power supply node, the current mirror being configured to sink an aggressor adjustment current from the power supply node based on the reversed fractional aggressor current.

2 more elements

Dependencies are inferred from the claim text.

Facts

Application: 18/606,211Filed 15 Mar 2024
Published: 18 Sep 2025
Term ends: Not estimatedThe source records don’t support an estimate.

Classification5 codes

G05F 1/565
Using semiconductor devices in series with the load as final control devices: sensing a condition of the system or its load in addition to means…
G05F 1/575
Using semiconductor devices in series with the load as final control devices: characterised by the feedback circuit
G05F 1/467
As a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic: sources with noise compensation
G05F 3/262
Current mirrors: using field-effect transistors only