System and method for solid state memory refresh
AssigneePure Storage, Inc.
InventorsHARI KANNAN, ROBERT LEE, YUHONG MAO
Life of this patent
Estimating the term…
Abstract
A method for processing blocks of flash memory to decrease raw bit errors from the flash memory is provided. The method includes identifying one or more blocks of the flash memory for a refresh operation and writing information regarding the identified blocks, to a data structure. The method includes issuing background reads to the identified blocks, according to the data structure, as the refresh operation. The method may be embodied on a computer readable medium. In some embodiments the background reads may be based on a time based refresh responsive to an increase in raw bit error count in the flash memory over time.
Claims20
A method, comprising:
- identifying a plurality of blocks of flash memory for a refresh operation, the identifying executed through a processing device external to a solid state storage device having the flash memory;
- and
- sequencing background reads of the identified blocks as the refresh operation without transferring data read through the background read outside of the solid state storage device.
A tangible, non-transitory, computer-readable media having instructions thereupon which, when executed by a processor, cause the processor to perform a method comprising:
- identifying a plurality of blocks of flash memory for a refresh operation, the identifying executed through a processing device external to a solid state storage device having the flash memory;
- and
- sequencing background reads of the identified blocks as the refresh operation without transferring data read through the background read outside of the solid state storage device.
A system, comprising:
- solid state memory within a storage node;
- one or more processors external to the solid state memory, the one or more processors configured to identify a plurality of blocks of the solid state memory for a refresh operation, and the one or more processors configured to sequence background reads of the identified blocks as the refresh operation without transferring data read through the background read outside of the solid state memory.
Dependencies are inferred from the claim text.