Back to results
US 2025/0159548 A1Published application
Determining down-sampling point in symbol samples
AssigneeMicrochip Technology Incorporated
InventorsBattu Prakash Reddy, Varaprasad Palivela, Kranthi Kumar Ghanapuram, Naga Srujit Adimulam, Sunny Bazawada
Life of this patent
Estimating the term…
Abstract
A method may include obtaining samples associated with one or more symbols of a packet; determining at least one down-sampling point in a sequence of samples associated with a header portion of the packet; and utilizing samples associated with the determined down-sampling point to recover the one or more symbol and subsequent symbols.
Claims23
A method, comprising:
- obtaining samples associated with one or more symbols of a packet;
- determining at least one down-sampling point in a sequence of samples associated with a header portion of the packet;
- and
- utilizing samples associated with the determined down-sampling point to recover the one or more symbol and subsequent symbols.
1 more element
An apparatus, comprising:
- a symbol recovery circuit;
- and
- a timing and synchronization circuit to determine at least one down-sampling point at least partially based on a sequence of samples associated with a header portion of a packet and indicate the determined down-sampling point to the symbol recovery circuit.
A system of a signal processing chain, comprising:
- an antenna to receive an incoming communication signal;
- a signal conditioning unit to process the incoming communication signal to reduce noise and adjust gain;
- a frequency and phase offset correction unit to align the signal in the time and frequency domains;
- a matched filter to optimize the signal-to-noise ratio of the processed signal;
- a timing and synchronization circuit to:
- determine a down-sampling point in a sequence of samples associated with a header portion of a packet;
- freeze the determined down-sampling point after the header portion is processed;
- and
- maintain the frozen down-sampling point for use throughout the remainder of the packet;
- a decoder block to decode the symbols associated with the frozen down-sampling point provided by the timing and synchronization circuit;
- and
- a depacketization unit to structure the decoded data into usable packets.
9 more elements
Dependencies are inferred from the claim text.